

ZZZ PCB@



PCB 1Q3 LA-D821P REV1 M/B 1  
DA80017D010

UC1 KBL\_15W\_2+2@



S IC A31 FJ8067702739720 QKKS G0 2.4G  
SA00009PJ0L

UC1 SKL\_15W@



S IC FJ8066201931104 SR2EU D1 2.3G A31!  
SA000092N4L

UC1 KBL\_15W\_I3@



SA0000A382L  
KBL U SR2VN  
S IC FJ8067702739738 SR2VN H0 2.4G A31!

UC1 KBL\_15W\_I5@



SA0000A372L  
KBL U SR2VL  
S IC FJ8067702739739 SR2VL H0 2.5G A31!

UC1 KBL\_15W\_I7@



SA0000A342L  
KBL U SR2VM  
S IC FJ8067702739740 SR2VM H0 2.7G A31!

UC1 KBL\_15W\_2+1@



S IC A31 FJ8067702739920 QKKQ G0 1.7G  
SA00009QM0L

UC1 KBL\_15W\_SUP\_ES@



S IC A31 FJ8067702739718 QKJW G0 2.6G  
SA00009UR0L

# Compal Confidential

## BJA50 / BJA40 / BKD50 / BKD40

### MB Schematic Document

#### LA-D821P

### Rev: 1.0

### 2016.05.30

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
Cover Page			
Size	Document Number		Rev
	LA-D821P		0.1
Date:	Monday, June 06, 2016		Sheet 1 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF

USB PORT#	DESTINATION
1	USB3.0 Port0
2	USB3.0 Port1
3	USB3.0 Port2 (IO Board)
4	USB2.0 Port0
5	HD CAM
6	Card Reader
7	Touch Screen
8	BT
9	Finger Printer
10	N/A


USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				USB3.0 Port0
USB3.0-2	SSIC-1			USB3.0 Port1
USB3.0-3	SSIC-2			USB3.0 Port2 (IO Board)
USB3.0-4				N/A
USB3.0-5		PCIE-1		GPU
USB3.0-6		PCIE-2		GPU
		PCIE-3		GPU
		PCIE-4		GPU
		PCIE-5		WLAN
		PCIE-6		GLAN
		PCIE-7	SATA-0	SATA HDD
		PCIE-8	SATA-1	N/A
		PCIE-9		N/A
		PCIE-10		N/A
		PCIE-11	SATA-1*	N/A
		PCIE-12	SATA-2	SATA SSD

PM TABLE


power plane State	+RTC_CELL +RTC_VCC +3VLP +19VB	+1.0V_PRIM +1.0V_MPHYPLL +5VALW +3VALW +3.3V_ALW_DSW +1.8V_PRIM	+1.0V_VCCST +1.2V_DDR +2.5V_MEM +3VALW_PCH	+1.0VS_VCCIO +1.0V_VCCSTG +VCC_GT +VCC_SA +VCC_CORE +GPU_CORE +5VS +3VS +1.8VS +0.6V_DDR_VTT
S0	ON	ON	ON	ON
S3	ON	ON	ON	OFF
S4&S5 / AC	ON	ON	OFF	OFF
S4&S5 / DC	ON	OFF	OFF	OFF

Board ID & Model ID table

Item	Pull-down(K ohm)	Pull-up (K ohm)	Voltage	Board ID/Model ID
1	100	10.0	3.000	EVT( X00)
2	100	13.7	2.902	DVT1( X01)
3	100	17.8	2.801	DVT2( X02)
4	100	22.1	2.703	Pilot( A00)
5	100	27.0	2.598	
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	







PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


SMBus Block diagram

LA-D461P

Size	Document Number	Rev
Monday, June 06, 2016	Sheet 5 of 62	0.1(00)



[www.aitech1.ru](http://www.aitech1.ru)



**DELL CONFIDENTIAL/PROPRIETARY**

**Compal Electronics, Inc.**

**CPU (1/14)**




**LA-D821P**

Rev	
0.1	

Date: Monday, June 06, 2016

Sheet 6 of 55

### DDR4, Ballout for B2B(Interleave)



DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**


CPU (2/14)


**LA-D821P**

0.1		
-----	--	--


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

















### TO DGPU




NO REBOOT STRAP	
HIGH	No REBOOT
LOW(DEFAULT)	REBOOT ENABLE
Weak IPD	

## Win7 Debug solution

### Option 2 : For Open Chassis Platforms




PHASE ID	PHASE_ID1 (GPP_A19)	PHASE_ID2 (GPP_A18)
EVT	0	0
DVT1	0	1
DVT2	1	0
Pilot	1	1



PROJECT ID	PROJECT_ID (GPP_A21)
Dali	0
Astro	1


PROJECT ID	TPM_ID (GPP_C13)
SW_TPM	0
HW_TPM	1



VRAM ID (PCBA VRAM Size Config.)	VRAM_ID2 (GPP_A23)	VRAM_ID1 (GPP_B17)
UMA	0	0
2G	0	1
4G	1	0
Reserved	1	1

RESERVE ID	RESERVE_ID1 (GPP_C11)	RESERVE_ID2 (GPP_C12)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



**DELL CONFIDENTIAL/PROPRIETARY**  
**Compal Electronics, Inc.**  
Title  
**CPU (4/14)**  
Size  
**LA-D821P**  
Date: Monday, June 06, 2016  
Sheet 9 of 55

Rev 0.1



GPU

WLAN

LAN

HDD

SSD

UC1H SKL-U


PCIe/USB3/SATA

SSIC / USB3

USB2

SKL-U\_BGA1356

8 OF 20



USB3 Port 0

USB3 Port 1

USB3 Port 2

USB3 Port 0

USB3 Port 1

USB3 Port 2

USB2 Port 0


HD CAM

Card Reader

Touch Screen


BT

Finger Printer



3.4.1 SKL PCH U Flexible I/O

Figure 3-1. HSIO Muxing on SKL PCH U



- There are 16 HSIO lanes on SKL PCH-LP U Series, supporting the following port configurations:
- Up to 12 PCIe\* lanes (multiplexed with USB 3.0 ports, SATA Ports)
    - Only a maximum of 6 PCIe\* ports (or devices) can be enabled at any time.
    - Ports 1-4, Ports 5-8, and Ports 9-12, can each be individually configured as 4x1, 2x2, 1x2 + 2x1, or 1x4.
  - Up to 3 SATA ports (multiplexed with PCIe\*)
    - SATA Port 1 has the flexibility to be mapped to either PCIe\* Port 8 or Port 11.
  - Up to 6 USB 3.0 ports (multiplexed with PCIe\*)
    - USB Dual Role (OTG) capability is available on USB 3.0 Port 1
    - One SSIC x1 port is multiplexed with USB 3.0 Port 2
  - One GbE lane
    - GbE can be mapped into one of the PCIe\* Ports 3-5 and Ports 9-10
    - When GbE is enabled, there can be at most up to 5 PCIe\* ports enabled.
  - Up to 2 Intel RST for PCIe\* storage devices supported
    - Devices can be x2 or x4
    - Devices can be implemented on PCIe Ports 5-8 and Ports 9-12


Table 1-3. PCH-LP HSIO Detail


SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/OTG	USB 3.0/SSIC	USB 3.0	USB 3.0	PCIe	PCIe	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	SATA	SATA	PCIe/LAN	PCIe/LAN	N/A	N/A
Premium-U	USB 3.0/OTG	USB 3.0/SSIC	USB 3.0	USB 3.0	PCIe/USB 3.0	PCIe/USB 3.0	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	PCIe/SATA	PCIe/SATA	PCIe/LAN	PCIe/LAN	PCIe/SATA	PCIe/SATA
Premium-Y	USB 3.0/OTG	USB 3.0/SSIC	USB 3.0	USB 3.0	PCIe/USB 3.0	PCIe/USB 3.0	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	PCIe/SATA	PCIe/SATA	PCIe/LAN	PCIe/LAN	N/A	N/A

DELL CONFIDENTIAL/PROPRIETARY







Compal Electronics, Inc.		
CPU (5/14)		
Size	Document Number	Rev
	LA-D821P	0.1
Date	Monday, June 06, 2016	Sheet 10 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.









**PM\_ZVM#**  
Zero Voltage Mode: Control Signal to OPC  
VR, when low OPC VR output is 0V.

**PM\_MSM#**  
Minimum Speed Mode: Control signal to VccEOPIO VR (connected only in 2 VR solution)  $\propto$  OPQ.

```
Follow    546765_2014WW48_Skylake_MOW_Rev_1_0
Stuff     100k(RC184)  for Cannonlake.
Un-stuff  100k(RC184)  for Skylake
```

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




**DELL CONFIDENTIAL/PROPRIETARY**


**Compal Electronics, Inc.**

Title			
CPU (8/14)			
Size	Document Number		Rev
	LA-D821P		0.1
Date:	Monday, June 06, 2016	Sheet 13 of 55	

# PRIMARY CMC CONN



[11] PCH\_RSMRST#\_Q >> PCH\_RSMRST#\_Q RC1581 CMC@ 2 1K 0402 5% XDP\_HOOK0




Place to CPU side




XDP\_SPI\_IO2 = XDP\_PRSENT\_PCH

CFG3 = XDP\_PRSENT\_CPU



Place to CPU side



For Pre-ES Parts: Disconnect PCH CORE\_VID[1:0] to the VR and fix PCH VCCPRIM\_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM\_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE\_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.

DELL CONFIDENTIAL/PROPRIETARY








Compal Electronics, Inc.

Title			
CPU (9/14)			
Size	Document Number		Rev 0.1
LA-D821P			
Date:	Monday, June 06, 2016	Sheet 14 of 55	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
CPU (12/14)			
Size	Document Number	Rev	
	LA-D821P	0.1	
Date:	Monday, June 06, 2016	Sheet	16 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




[7] DDR\_A\_D0..[3]  
[7] DDR\_A\_MA0..[3]  
[7] DDR\_A\_DQ5[0..7]  
[7] DDR\_A\_DQ5[0..7]




Layout Note:  
Place near JDIMM1.255



[7] DDR\_A\_CKE0  
[7] DDR\_A\_BG1  
[7] DDR\_A\_BG0  
[7] DDR\_A\_MA12  
[7] DDR\_A\_MA10  
[7] DDR\_A\_MA8  
[7] DDR\_A\_MA6  
[7] DDR\_A\_MA3  
[7] DDR\_A\_MA1  
[7] DDR\_A\_CLK0  
[7] DDR\_A\_CLKK0  
[7] DDR\_A\_PAR  
[7] DDR\_A\_BS1  
[7] DDR\_A\_CS0  
[7] DDR\_A\_WE#  
[7] DDR\_A\_ODT0  
[7] DDR\_A\_CS#  
[7] DDR\_A\_ODT1





Security Classification  
Issued Date  
Deciphered Date  
2015/01/30  
2016/12/31



Security Classification  
Issued Date  
Deciphered Date  
2015/01/30  
2016/12/31

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/01/30	Deciphered Date	2016/12/31	Title	DDRIII DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-D821P
				Rev	0.1
				Date	Monday, June 06, 2016
				Sheet	18 of 55







All VREF traces should have 10 mil trace width

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2015/01/30	Deciphered Date	2016/12/31	DRRII DIMMB		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS TO BE TRANSFERRED TO THE ADDRESSEE OF THE COMPUTER GENERATED INFO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D821P	0.1
				Date:	Monday, June 06, 2016	
				ISheet	19 of 55	


Main Func = Other

Screw hole/FD/EMI stop




www.aitech1.ru

Main Func = RTC




Main Func = LID Switch



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RTC/Screw hole/EMI caps	
Size	Document	Number	Rev	LA-D821P	
Date:	Monday, June 06, 2016	Sheet	20	of	55








Main Func = USB3.0 Port1/Port2

USB3.0 Port1

USB2.0 Port2 and USB2.0 Port3 are on IOBD



www.aitech1.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D821P	
				Date:	Monday, June 06, 2016
				Sheet	23 of 55
				Rev	0.1













## SATA HDD Connector

CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
GND	P1	
GND	P2	
GND	P3	
5V	P4	10
5V	P5	11
5V	P6	12
GND	P7	
GND	P8	





	US2	RS35	RS36	RS18	RS22	RS23	RS24	RS25
TI	SA00003ZX00	4.7K	4.7K	NC	NC	NC	2K	V
PARADE	SA00007JU00	7.5K	NC	V	V	V	NC	NC



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					HDD/ODD	
					Size	Document Number
					LA-D821P	
Date	Monday, June 06, 2016			Sheet	27 of 55	




Main Func = SSD



2/6 TX Cap change P/N,  
Now It's 0402 0ohm resistor.

- [10] SATA3\_PRX\_SSDTX\_P2 << CHD1 1 2 0.01U 0402 16V7K SATA3\_PRX\_C\_SSDTX\_P2
- [10] SATA3\_PRX\_SSDTX\_N2 << CHD2 1 2 0.01U 0402 16V7K SATA3\_PRX\_C\_SSDTX\_N2
- [10] SATA3\_PTX\_SSDRX\_N2 << CHD3 1 2 0.01U 0402 16V7K SATA3\_PTX\_C\_SSDRX\_N2
- [10] SATA3\_PTX\_SSDRX\_P2 << CHD4 1 2 0.01U 0402 16V7K SATA3\_PTX\_C\_SSDRX\_P2

SSD  
NGFF Slot\_2 Key M




www.aitech.ru


@ T4973



Main Func = WLAN



Reserved for NGFF Debug Card





Support: Intel Dual Band Wireless-AC 3160



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF WLAN CONN	
Size	Document Number	Rev		LA-D821P	
Date:	Monday, June 06, 2016	Sheet	29	of	55



Main Func = LAN




www.aitech1.ru



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/27	Deciphered Date	2013/04/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				JMB385 Media Card Controller	
Size	Custom	Document Number	LA-D821P		Rev
Date	Monday, June 06, 2016	Sheet	31	of	55
				0.1	

Main Func = TPM2.0


RZ127/RZ66/CZ1703/CZ1704 near UZ13



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date	2015/07/21	Title	TPM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D821P
				Date:	Rev 0.1
				Sheet 32 of 55	


Main Func = IO Connector

I/O Board Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IO Board Connector	
Size		Document Number			Rev
Date:		Monday, June 06, 2016			0.1
Sheet		33		of 55	

Main Func = KB




### Keyboard Backlight (Reserved)

**Main Func = TPAD**



Main Func = Thermal

www.aitech1.ru




TEMPERATURE (°C)		T CRIT#				
		2KQ	7.5KQ	10.5KQ	14KQ	18.7KQ
ALERT#	2KQ	77	87	97	107	117
	7.5KQ	79	89	99	109	119
	10.5KQ	81	91	101	111	121
	14KQ	83	93	103	113	123
	18.7KQ	85	95	105	115	125




VD\_IN1 for system thermal sensor

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	Keyboard/Touch Pad Thermal	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR THE CONTENTS THEREOF MAY BE DISCLOSED TO ANY THIRD PARTY OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-D821P		
				Date	Monday, June 08, 2018	Isheet

## +5V\_RUN/+3.3V\_RUN for System



## +3VALW\_PCH for System




www.aitech1.ru

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title	Power control		
Size	Document	Number	Rev
		LA-D821P	0.1
Date:	Monday, June 08, 2010		
	Sheet	35	of 55






SMART  
Battery:  
01.GND  
02.GND  
03.GND  
04.SYS\_PRES  
05.BATT\_PRS  
06.DAT\_SMB  
07.CLK\_SMB  
08.BATT  
09.BATT  
10.BATT

Other component (37.1)

www.aitech1.ru


#### Adaptor protection

if battery removed, adaptor only,  
then trigger the H\_PROCHOT#,  
keep @ in BOM since battery can not  
be removed by end user




#### Battery ptection

asserts H\_PROCHOT# when adaptor is  
unplugged, keep low for 10ms  
till SW PROCHOT# is issued by EC



#### Erp lot6 Circuit




15W\_U22+VGA(SKL)  
X63:PSID@/U22\_SKL@/VGA@  
X4P:EMI@/ESD@/VGA@EMI@/RF@VGA@

15W\_U22+VGA(KBL)  
X63:PSID@/U22\_KBL@/VGA@  
X4P:EMI@/ESD@/VGA@EMI@/RF@VGA@

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	X010(2)
Date:	Monday, June 06, 2016	Sheet	36 of 55	PWR DCIN/BATT CONN/OTP	

I<sub>ada</sub>=0~2.30A (45W)

$$ADP_I = 32 \cdot I_{\text{adapter}} \cdot R_{\text{sense}}$$


DELL CONFIDENTIAL/PROPRIETARY

**Compal Electronics, Inc.**

**PWR CHARGER**

Size	Document Number
------	-----------------

Date: Monday, June 06, 2016 Sheet 37 of 55


Rev	X01(0.2)
-----	----------

Security Classification	Compal Secret Data
-------------------------	--------------------

Issued Date	2015/03/23
-------------	------------

Deciphered Date	2014/12/15
-----------------	------------

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



www.aitech1.ru

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

PWR\_3.3VALWP/5VALWP

Size	Document Number	Rev
		X01(0.2)
Date:	Monday, June 06, 2016	Sheet 38 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

OCP setting	ILMT(pin3)
6A	Pull low
9A	Floating
12A	Pull high

www.aitech1.ru


+1.0V\_PRIM  
 IDC 5 A  
 Peak Current 8.6 A  
 OCP Current 12 A Fix by IC  
 TYP MAX  
 Choke DCR 11.0mohm , 12.0mohm

DELL CONFIDENTIAL/PROPRIETARY



DELL CONFIDENTIAL/PROPRIETARY


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				X01(0.2)
Date: Monday, June 06, 2016		Sheet 41 of 55		





VCC\_GT  
U22- 15W  
Loadline : 3.1m-ohm

U22-15W  
TDC 18A  
Peak Current 31A  
OCP current 37A  
Choke DCR 0.66 +-7% ohm




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2015/03/23	Deciphered Date	2014/12/15	<b>Title</b> <b>PWR +VCC core and +VCC GT</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
						X01(0.2)
Date: Monday, June 06, 2016				Sheet	43	of 55


VCC CORE Place on CPU  
Back Side.  
22U\_0603 \* 13 pcs +1U\_0201\*35 pcs  
Primary Side.  
22U\_0603 \* 20 pcs+220u\_D2\*2 pcs



VCC SA Place on CPU  
Back Side.  
22U\_0603 \* 4 pcs +1U\_0201\*7 pcs  
Primary Side.  
22U\_0603 \* 8 pcs



VCC GT Place on CPU  
Back Side.  
22U\_0603 \* 13 pcs +1U\_0201\*12 pcs  
Primary Side.  
22U\_0603 \* 13 pcs +330u\_D2\*1 pcs



www.aitech1.ru


Security Classification		Compul Secret Data		Title	
Issued Date	2014/1/05	Deciphered Date	2014/12/15	PWR CPU&VGA bulk and MLCC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS INC.					
DEPARTMENT/EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS INC.		Size	Document Number	Rev	
Date	Monday, June 08, 2016	Sheet	44	of	55

DELL CONFIDENTIAL/PROPRIETARY


Compul Electronics, Inc.

PSI :  
 1 phase with DEM 0V to 0.8V  
 1 phase with CCM 1.2V to 1.8V  
 2 phase with CCM 2.4V to 5.5V  
 EN High Threshold = 1.6V


Config B  
 Vboot=0.9V



+GPU\_CORE Under GPU Core GB2-64 package



+GPU\_CORE Near GPU Core




Remove GPU OTP circuit for HW request

VGA core  
 N16S-GTR  
 TDC 26.5A  
 Peak Current 53A  
 OCP current 63A  
 Choke DCR 1.4 +-5% ohm

DELL CONFIDENTIAL/PROPRIETARY

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2015/03/23		Deciphered Date		2014/12/15		Title		PWR_VGA_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		Rev		Date		Monday, June 08, 2016	
								Sheet		45 of 55	



The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high

OCP setting	ILMT(pin13)
6A	Pull low
9A	Floating
12A	Pull high

www.aitech1.ru

Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/31	Deciphered Date	2015/04/30	PWR +1.35VGPU	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Monday, June 06, 2016
				Sheet	46 of 55
				Rev	0.1

# Version Change List ( P. I. R. List )




Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P37	PWR	20160303	COMPAL	to change charger IC	change charger IC(PU703) to ISL88739	0.2 (X00)
2	P39 P43 P45 P46	PWR	20160303	COMPAL	to prevent RF issue	add PC208 add PC666,PR676,PC678 add PC1116,PR1122,PC1109, add PC1402,PR1408,PC1408	
3	P42	PWR	20160303	COMPAL	to adjust +VCC_CORE and +VCC_GT load line	change PR622 to 1.91K,PR638 to 287 ohm,PC626 to 0.1uF,PC642 to 0.1uF	
4	P36,P42	PWR	20160303	COMPAL	to save layout space	delete PL3,PL602(reserve location)	
5	P36	PWR	20160303	COMPAL	to fix battery connector ME issue	to change battery connector	
6	P37	PWR	20160304	COMPAL	to fix Temp/Voltage 19.5V DC-IN issue	change PR732 to 53.6K	
7	P44	PWR	20160304	COMPAL	to fix DFB solder open problem	change PC1127,PC1062,PC1128 footprint	0.3 (X02)
8	P38	PWR	20160308	COMPAL	to prevent OTP functions abnormal issue	to reserve PQ102 and connect to ALL_SYS_PWRGD	
9	P37	PWR	20160316	COMPAL	to save layout space by EMI request	change PC760,PC762,PC763,PC764 to 0603 size and delete PR766,PC767	
10	P43	PWR	20160328	COMPAL	according to test result to adjust VCC_CORE and GT_CORE's load line	to unmount PC624 and PC646	
11	P44	PWR	20160328	COMPAL	according to test result to adjust VCC_CORE and GT_CORE's output MLCC's location(Only change BOM) and bulk cap	unmount:PC1021,PC1135,PC1133,PC1131,PC1022,PC1025,PC1027, PC1028,PC1063, PC1008,PC1003,PC1011,PC1072,PC1076,PC1071,PC1081,PC1082,PC1004, PC1007,PC1012 to mount:PC1176,PC1175,PC1177,PC1179,PC1178,PC1180,PC1183,PC1184, PC1170,PC1173,PC1174 to change PC1127,PC1062 to 220uF/9m ohm	
12	P36	PWR	20160429	COMPAL	To improve EMI and reduce inrush current to mount n filter' s bead and change cap	unmount:PL1,PL4 change:PC2,PC4 to 100pF	
13	P37	PWR	20160429	COMPAL	ISL88739 doesn't support PSYS function	unmount:PR727 change PR774 to 1K ohm change PC748 0.1uF	
14	P39	PWR	20160429	COMPAL	to adjust 1.2V OCP to 10.2A	change PR205 to 11K	
15	P37	PWR	20160429	COMPAL	to aviod inrush to damage MOS	to reserve PQ741	

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/07/15	Deciphered Date	2016/07/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR Change list		
				Size	Document Number	Rev
				Date:	Monday, June 06, 2016	Sheet 47 of 55

PCIE CLK  
(From PCH CLKOUT0)

PCIE X4 Bus  
(Link to CPU Port 1~4)



UV1 DIS@  
N16S-GTR-S-A2 BGA 595P  
SA00009FPOL

- UV1A COMMON @
- 1/14 PCI\_EXPRESS
- AB6 PEX\_WAKE#
- AC7 PEX\_RST#
- AC6 PEX\_CLKREQ#
- AE8 PEX\_REFCLK
- AD8 PEX\_REFCLK#
- PEX\_TX0
- PEX\_TX0#
- AG6 PEX\_RX0
- AG7 PEX\_RX0#
- AB10 PEX\_TX1
- AC10 PEX\_TX1#
- AF7 PEX\_RX1
- AE7 PEX\_RX1#
- AD11 PEX\_TX2
- AC11 PEX\_TX2#
- AE9 PEX\_RX2
- AF9 PEX\_RX2#
- AG9 PEX\_TX3
- AG10 PEX\_TX3#
- AB13 PEX\_TX4
- AC13 PEX\_TX4#
- AF10 PEX\_RX4
- AE10 PEX\_RX4#
- AD14 PEX\_TX5
- AC14 PEX\_TX5#
- AE12 PEX\_RX5
- AF12 PEX\_RX5#
- AC15 PEX\_TX6
- AB15 PEX\_TX6#
- AG12 PEX\_RX6
- AG15 PEX\_RX6#
- AF13 PEX\_TX7
- AE13 PEX\_TX7#
- AD17 PEX\_TX8
- AC17 PEX\_TX8#
- AE19 PEX\_RX8
- AF19 PEX\_RX8#
- AC18 PEX\_TX9
- AB18 PEX\_TX9#
- AG16 PEX\_RX9
- AG16 PEX\_RX9#
- AB19 PEX\_TX10
- AC19 PEX\_TX10#
- AF16 PEX\_RX10
- AE16 PEX\_RX10#
- AD20 PEX\_TX11
- AC20 PEX\_TX11#
- AE18 PEX\_RX11
- AF18 PEX\_RX11#
- AC21 PEX\_TX12
- AB21 PEX\_TX12#
- AG18 PEX\_RX12
- AG18 PEX\_RX12#
- AD23 PEX\_TX13
- AE23 PEX\_TX13#
- AF19 PEX\_RX13
- AE19 PEX\_RX13#
- AF24 PEX\_TX14
- AE24 PEX\_TX14#
- AE21 PEX\_RX14
- AF21 PEX\_RX14#
- AG24 PEX\_TX15
- AG25 PEX\_TX15#
- AG21 PEX\_RX15
- AG22 PEX\_RX15#




Table 3-16. PEX\_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB26-64/GB26-64	1.0 $\mu$ F X6S 0402	1	1	Under GPU
	4.7 $\mu$ F X6S 0805	1	1	Near GPU
	10 $\mu$ F X5R 0805	1	1	Midway between GPU and Power Supply
	22 $\mu$ F X5R 0805	1	1	Midway between GPU and Power Supply
GB46-128/GB38-256	1.0 $\mu$ F X6S 0402	4	4	Under GPU
	4.7 $\mu$ F X6S 0805	2	2	Near GPU
	10 $\mu$ F X5R 0805	4	4	Midway between GPU and Power Supply
	22 $\mu$ F X5R 0805	4	4	Midway between GPU and Power Supply

Table 3-4. GPU Core Sensing Line Routing Constrains

Constraint Parameter	Requirement
Single-ended Impedance	25 $\Omega$ $\pm$ 10%
Differential Trace Impedance	50 $\Omega$ $\pm$ 15%
Reference Plane	GND Reference
Routing Type	Stripline <sup>1</sup> or Microstrip
Dielectric spacing	Stripline: $\geq$ 3.0x dielectric Microstrip: $\geq$ 4.0x dielectric
Intra-pair skew	$\leq$ 5 ps
Trace length	GPU to $R_{PU}$ $\leq$ 250 mm (9842.5 mil) $R_{PU}$ to $R_{PU}$ $\leq$ 50 mm (1968.5 mil)

Note:  
1. Stripline is recommended to minimize EMI, do not route over any voids.




Table 3-33. SP\_PLLVDD Power Rail Filtering<sup>1</sup>


GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2-64	SP_PLLVDD (+ VID_PLLVDD) <sup>1</sup>	0.1 μF	X7R	0402	1 per ball
GB2B-64		10 μF	X5R	0603	1
GB4B-128		47 μF	X5R	0805	1
GB3B-256		Bead Type			
		300 Ω (ESR=0.2 Ω)	0603	1	Near GPU

Note:

1. SP\_PLLVDD and VID\_PLLVDD power rails can be combined for customers who either do not use VGA display or uses VGA display with maximum resolution lower than 1024 x 768 with a 240 Hz refresh rate.



**Main Func : dGPU**



**Note:** Use only 1% resistors for driver calibration

Figure 7-7. Calibration Resistors Connections

\*\* XPWR pins are configurable.

These pins are not connected on the substrate.

Therefore, XPWR pins can be assigned as needed, to improve Top layer routing, power delivery.

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>NV(3/5)-POWER</b>	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.2
				Custom	LA-C071P
				Date: Monday, June 06, 2016	Sheet 50 of 55



Table 7-3. Supported GDDR5 Command Mappings by GPU and Package

Package	Supported CMD Mapping	Benefits
GB2-64	H	4-signal layers fan-out
GB2B-64	H	4-signal layers fan-out
GB4B-128	H	4-signal layers fan-out
GB3B-256	F	4-signal layers fan-out

Table 7-4. GDDR5 Mode H Mapping

GB2-64, GB2B-64, GB4B-128	Channel 0 0..31	GB2-64, GB2B-64, GB4B-128	Channel 1 32..63
CMD0	C5*	CMD16	C5*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	AB*	CMD24	AB*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RA5*	CMD28	RA5*
CMD13	R5T*	CMD29	R5T*
CMD14	CKE*	CMD30	CKE*
CMD15	CA5*	CMD31	CA5*

GB2-64, GB2B-64, GB4B-128	Channel 0 0..31
CMD32	Not used
CMD33	Not used
CMD34	DEBUG0 <sup>1</sup>
CMD35	DEBUG1 <sup>2</sup>

Notes:

- Not available in GB2-64 and GB2B-64 packages.
- GPU debug pins; not connected to DRAM. See section 7.1.13.




Figure 7-5. Clock Enable (CKE\*) Signal Connection, x16 Mode




Figure 7-6. Reset Signal Connection

### 7.1.13 FBx\_Debug0/1

The FBx\_Debug0/1 signals are used for debug purposes only. These debug signals are on CMD34 and CMD35. Reserve a footprint for a 0402 package size pull-up resistor to FBVDDQ on each FBx\_Debug0/1 signal. The resistor should be no-stuffed for normal operation.

### 7.1.14 DBI/EDC


The DBI signals should be connected to the GPU balls named FBx\_DQMx. The EDC signals should be connected to the GPU balls named FBx\_DQS\_WPx. Refer to the reference board schematics for detailed connections.

Table 7-6. Memory-Side Termination

Signal	Termination	Notes
DQ, DBI, CMD, ADDR	ODT	ODT impedance set using an external resistor (ZQ). Digitally adjustable to ZQ or ZQ/2 based on loading consideration
WCK	ODT	Single-ended (60 Ω to FBDDQ) ODT is supported by DRAM.
CK	External, termination on the board is required.	ODT is NOT supported by DRAMS.

Table 7-7. GPU-Side Termination



Signal	Termination	Notes
DQ, DBI	ODT	40 Ω pull-up, fixed. Disabled during low performance states.



For VRAM DEBUG using





$MF=0$ 

**7.1.12.1 VREF-D**

VREF-D pins can be left floating.

**7.1.12.2 VREF-C**

VREF-C connections for the  $\times 16$  mode are shown in Figure 7-8.

The diagram illustrates the VREF-C connections for the  $\times 16$  mode. Two VREF-C pins are connected to a common node. This node is connected to a 620 pF capacitor (X7R 0402) and a 1.33 kΩ resistor to ground. It is also connected to a 549 Ω resistor to FBVDDQ and a 931 Ω resistor to a PMOS transistor gate, which is connected to GPO.

Component	Value
R1	80 $\Omega$ , 1%, 0402

Configuration	Requirement	Notes
×32	Share one Vref-C circuit for two memory parts.	GD505 DRAMs have internal VREF for DQ, DBI, EDC (VREF-0).
×16	Share one VREF-C circuit for four memory parts.	Command Address VREF (VREF-C) needs to be externally supplied since DRAMs do NOT internally generate VREF for these signals.

VREF-D pins can be left floating.

VREF-C connections for the  $\times 16$  mode are shown in Figure 7-8.

Security Classification	Compul Secret Data		Title	
Issued Date	2015/01/06	Deciphered Date	2016/01/06	Compul Electronics, Inc.
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION THAT MAY BE TRANSMITTED OR RELEASED FROM THE COMPANY AND THE COMPANY'S DIVISION OF R&amp;D DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</p>			<p>Size N16P GDDRS A</p> <p>Document Number</p> <p>Rev 0.1</p>	
<p>Date: Monday, June 08, 2016</p>			<p>Sheet 54 of 55</p>	

